Titre :	VHDL for designers
Type de document :	texte imprime
Auteurs :	Sjoholm Stefan ; Lennart Rade, Auteur
Editeur :	London : Prentice Hall
Année de publication :	1997
Importance :	(XV-473 p.)
Présentation :	ill.
Format :	24 cm
ISBN/ISSN/EAN :	978-0-13-473414-9
Note générale :	Notes bibliogr. Index
Langues :	Anglais
Mots-clés :	VHDL (langage de description de matériel informatique)  VHDL (Computer hardware description language)  Electronic digital computers:computer simulation
Résumé :	The specific goal of VHDL for Designers is not only to teach VHDL but also to describe how to use VHDL when designing an electronic system with modern design tools. The synthesis tools Synopsys, Mentor Graphics and ViewLogic are used.
Note de contenu :	Preface. 1. Introduction to VHDL Concurrent VHDL. 2. Sequential VHDL. 3. Libnrary. 4. Package and Subprograms. 5. Structural VHDL. 6. RAM and ROM. 7. Testbench. 8. State Machines. 9. RTL Synthesis. 10. Design Methodology. 11. Test Methodology 13. Common Design Errors in VHDL and How to Avoid them. 14. Design Examples and Design Tips. 15. Development Tools. 16. Behavioural Synthesis. 17. Laboratories. 18. Answers.
En ligne :	https://www.amazon.fr/VHDL-Designers-Stefan-Sjoholm/dp/0134734149/ref=sr_1_1?__m [...]
Permalink :	./index.php?lvl=notice_display&id=13766

VHDL for designers [texte imprime] / Sjoholm Stefan ; Lennart Rade, Auteur . - London : Prentice Hall, 1997 . - (XV-473 p.) : ill. ; 24 cm.
ISBN : 978-0-13-473414-9
Notes bibliogr. Index
Langues : Anglais

Mots-clés :	VHDL (langage de description de matériel informatique)  VHDL (Computer hardware description language)  Electronic digital computers:computer simulation
Résumé :	The specific goal of VHDL for Designers is not only to teach VHDL but also to describe how to use VHDL when designing an electronic system with modern design tools. The synthesis tools Synopsys, Mentor Graphics and ViewLogic are used.
Note de contenu :	Preface. 1. Introduction to VHDL Concurrent VHDL. 2. Sequential VHDL. 3. Libnrary. 4. Package and Subprograms. 5. Structural VHDL. 6. RAM and ROM. 7. Testbench. 8. State Machines. 9. RTL Synthesis. 10. Design Methodology. 11. Test Methodology 13. Common Design Errors in VHDL and How to Avoid them. 14. Design Examples and Design Tips. 15. Development Tools. 16. Behavioural Synthesis. 17. Laboratories. 18. Answers.
En ligne :	https://www.amazon.fr/VHDL-Designers-Stefan-Sjoholm/dp/0134734149/ref=sr_1_1?__m [...]
Permalink :	./index.php?lvl=notice_display&id=13766